

# BAD40\_HC

## DIS/UMA Schematics Document

### Sandy&Ivy Bridge

### Intel PCH



**DY :None Installed**  
**DIS:DIS installed**  
**DIS\_Muxless :BOTH DIS or Muxless installed**  
**DIS\_PX:BOTH DIS or PX installed**  
**DIS\_PX\_Muxless:DIS or PX or Muxless installed.**  
**Muxless: Muxless installed.(PX4.0)**  
**PX:MUX installed.(PX3.0)**  
**PX\_Muxless:BOTH PX or Muxless installed.**  
**UMA:UMA installed**  
**UMA\_Muxless:BOTH UMA or Muxless installed**  
**UMA\_PX\_Muxless:UMA or PX or Muxless installed**

**ANNIE: ONLY FOR ANNIE solution.**  
**PSL: KBC795 PSL circuit for 10mW solution installed.**  
**10mW: External circuit for 10mW solution installed.**  
**65W: for 65W adaptor installed.**  
**90W: for 90W adaptor installed.**

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A3

Document Number

**BAD40\_HC**


Rev  
**1**

Date: Thursday, April 12, 2012

Sheet 1 of 108

# BAD40 HC Block Diagram (Discrete/UMA/co-lay)

Project Code: 91.4SA01.001  
Project Name: BAD40\_HC  
PCB No: 11245  
PCB Version: 1  
PCB Name: BAD40 HC MB



SYSTEM DC/DC	
TPS5146	48
INPUTS	OUTPUTS
5V_S5	0D85V_S0
CPU DC/DC	
VT1317SFCX	42-43
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
RT8237AGQW	45
INPUTS	OUTPUTS
DCBATOUT	1D05V_VBT
SYSTEM DC/DC	
RT8239CGQW	41
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC	
RT8207LGQW	46
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DPA_VREF_S3
SYSTEM DC/DC	
VT1317SFCX	44
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR
VGA	
RT8208AGQW	92
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
TI CHARGER	
BQ24745RHDR	40
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC	
RT8015AGQW	47
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0
SYSTEM DC/DC	
INPUTS	OUTPUTS
Switches	
INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0
PCB LAYER	
L1:Top	L5:Power
L2:GND	L6:Signal
L3:Signal	L7:GND
L4:Signal	L8:Bottom



SSID = CPU

Note:  
Intel DMI supports both Lane  
Reversal and polarity inversion  
but only at PCH side. This is  
enabled via a soft strap.



Note:  
Intel FDI supports both Lane  
Reversal and polarity inversion  
but only at PCH side. This is  
enabled via a soft strap.

Note:  
Lane reversal does not apply to  
FDI sideband signals.

Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.


Stuff to disable internal graphics  
function for power saving.



62.10055.321

SB 0923

NOTE:  
Select a Fast FET similar to 2N7002E whose rise/  
fall time is less than 6 ns. If HPD on eDP interface is  
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up  
resistor on the motherboard.



HR PX

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PCIe/DMI/FDI)

Size

Document Number

Rev

1

BAD40 HC

1

Date

Thursday, April 12, 2012


Sheet

4


of

108



Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.




SSID = CPU




CRB : 47pf  
CEKLT: 43pf




62.10055.321



Disabling Guidelines:  
If motherboard only supports external graphics:  
Connect DPLL\_REF\_SSCLK on Processor to GND through 1K +/- 5% resistor.  
Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1K +/- 5% resistorpower (~15 mW) may be wasted.



Signal Routing Guideline:  
SM\_RCOMP keep routing length less than 500 mils.




HR PX

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (THERMAL/CLOCK/PM)

Size Custom	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012	Sheet 5 of 108	

SSID = CPU



62.10055.321


62.10055.321

<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (DDR)
Size	Document Number	Rev	1
A3	BAD40 HC		
Date:	Thursday, April 12, 2012	Sheet	6 of 108

SSID = CPU




PEG Static Lane Reversal

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed
------	---


PCIe Port Bifurcation Straps

CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
----------	--



PEG DEFER TRAINING

CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
------	---



62.10055.321

HR PX



SSID = CPU

POWER


CPU1

0 OF 9

PROCESSOR CORE POWER

53A

0308 -1  
change to 78.2261T.5BL for acousit noise



VCC\_CORE

- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AG25 VCC11
- AG24 VCC12
- AF33 VCC13
- AF32 VCC14
- AF31 VCC15
- AF30 VCC16
- AF29 VCC17
- AF28 VCC18
- AF27 VCC19
- AF26 VCC20
- AD35 VCC21
- AD34 VCC22
- AD33 VCC23
- AD32 VCC24
- AD31 VCC25
- AD30 VCC26
- AD29 VCC27
- AD28 VCC28
- AD27 VCC29
- AD26 VCC30
- AC35 VCC31
- AC34 VCC32
- AC33 VCC33
- AC32 VCC34
- AC31 VCC35
- AC30 VCC36
- AC29 VCC37
- AC28 VCC38
- AC27 VCC39
- AC26 VCC40
- AA35 VCC41
- AA34 VCC42
- AA33 VCC43
- AA32 VCC44
- AA31 VCC45
- AA30 VCC46
- AA29 VCC47
- AA28 VCC48
- AA27 VCC49
- AA26 VCC50
- Y35 VCC51
- Y34 VCC52
- Y33 VCC53
- Y32 VCC54
- Y31 VCC55
- Y30 VCC56
- Y29 VCC57
- Y28 VCC58
- Y27 VCC59
- Y26 VCC60
- Y25 VCC61
- Y24 VCC62
- Y23 VCC63
- Y22 VCC64
- Y21 VCC65
- Y20 VCC66
- Y19 VCC67
- Y18 VCC68
- Y17 VCC69
- Y16 VCC70
- Y15 VCC71
- Y14 VCC72
- Y13 VCC73
- Y12 VCC74
- Y11 VCC75
- Y10 VCC76
- Y09 VCC77
- Y08 VCC78
- Y07 VCC79
- Y06 VCC80
- Y05 VCC81
- Y04 VCC82
- Y03 VCC83
- Y02 VCC84
- Y01 VCC85
- Y00 VCC86
- Y00 VCC87
- Y00 VCC88
- Y00 VCC89
- Y00 VCC90
- Y00 VCC91
- Y00 VCC92
- Y00 VCC93
- Y00 VCC94
- Y00 VCC95
- Y00 VCC96
- Y00 VCC97
- Y00 VCC98
- Y00 VCC99
- Y00 VCC100

IVY-BRIDGE


PEG AND DDR

CORE SUPPLY


SVID

SENSE LINES


VCCIO Output Decoupling Recommendation:  
2 x 330 uF (3 x 330 uF for 2012 capable designs)  
5 x 22 uF & 5 x 0805 no-stuff at Bottom  
7 x 22 uF & 2 x 0805 no-stuff at Top




No-stuff sites outside the socket may be removed.  
No-stuff sites inside the socket cavity need to remain.




close to CPU



0412 -1M



R801,R802 close to CPU



1215 SC



VCC Output Decoupling Recommendation:  
4 x 470 uF at Bottom Socket Edge  
8 x 22 uF at Top Socket Cavity  
8 x 22 uF at Top Socket Edge  
8 x 22 uF at Bottom Socket Cavity



62.10055.321

緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (VCC_CORE)			
Size	Document Number	Rev	
Custom	BAD40 HC	1	
Date:	Thursday, April 12, 2012	Sheet	8 of 108




# SSID = CPU


VAXG Output Decoupling Recommendation:  
 2 x 470 uF at Bottom Socket Edge  
 2 x 22 uF at Top Socket Cavity  
 4 x 22 uF at Top Socket Edge  
 2 x 22 uF at Bottom Socket Cavity  
 4 x 22 uF at Bottom Socket Edge



VCCPLL Output Decoupling Recommendation:  
 1 x 330 uF  
 2 x 1 uF  
 1 x 10 uF



## POWER



## GRAPHICS

## 1.8V RAIL

## POWER

## SENSE LINES

## VREF

## VDDQ - 1.5V RAILS

## SA RAIL

## MISC

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V\_SM\_VREF\_CNT should have 10 mil trace width

<<< +V\_SM\_VREF\_CNT 37

M\_VREF\_DQ\_DIMM0\_C 37  
M\_VREF\_DQ\_DIMM1\_C 37


Chief River

PROCESSOR VDDQ: 10A



PROCESSOR VCCSA: 6A

VCCSA Output Decoupling Recommendation:  
 1 x 330 uF  
 2 x 10 uF at Bottom Socket Cavity  
 1 x 10 uF at Bottom Socket Edge


R902 need be close to pin H23.



	PIN A19
1.05V	H
1V	L



VDDQ Output Decoupling Recommendation:  
 1 x 330 uF  
 6 x 10 uF




VCCSA Voltage Select		
VID[1]	VID[0]	VCCSA
0	0	0.9 V
1	0	0.8 V
0	1	0.725 V
1	1	0.675 V

<Variant Name>


緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (VCC GFXCORE)		
Size	Document Number	Rev
Custom	BAD40_HC	1
Date:	Thursday, April 12, 2012	Sheet 9 of 108

SSID = CPU



62.10055.321



62.10055.321

<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU (VSS)		
Size A3	Document Number	Rev 1
BAD40 HC		
Date: Thursday, April 12, 2012	Sheet 10	of 108

reserve

JE40 delete XDP function

HR PX

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
XDP		
Size	Document Number	Rev
A4	BAD40 HC	1
Date: Thursday, April 12, 2012		Sheet 11 of 108

(Blanking)

<Variant Name>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>BAD40 HC</div>	Rev <div>1</div>
Date: Thursday, April 12, 2012		Sheet 12 of 108

(Blanking)

<Variant Name>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>BAD40 HC</div>	Rev <div>1</div>
Date: Thursday, April 12, 2012		Sheet 13 of 108

## SSID = MEMORY




**Note:**  
If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30  
  
If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32

Thermal EVENT



## SODIMM A DECOUPLING




**Layout Note:**  
Place these Caps near  
SO-DIMMA.

HR PX

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>DDR3-SODIMM1</b>			
Size	Document Number	Rev	
Custom	<b>BAD40 HC</b>	<b>11</b>	
Date:	Thursday, April 12, 2012	Sheet	14 of 108

## SSID = MEMORY





















(Blanking)

<Variant Name>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>DDR3-SODIMM2</div>		
Size <div>A4</div>	Document Number <div>BAD40 HC</div>	Rev <div>1</div>
Date: Thursday, April 12, 2012		Sheet 16 of 108



**SSID = PCH**



```

X USB Ext. port 1 (HS)
  External debug port use on Huron river platform





```

## USB Table

Pair	Device
0	USB port 2 on S/B
1	USB port 3 on S/B
2	USB port 4 on S/B(usb charger)
3	DOCK
4	BLUETOOTH(from port3)
5	Fingerprint(from port2) (NO USE)
6	X
7	X
8	Mini Card2 (WWAN)
9	USB port1(SATA Combo), on M/B
10	3G Card
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card or USB HUB(New/Smart)

### USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used



**<Variant Name>**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>PCH (PC/USB/NVRAM)</b>			
Size	Document Number	Rev	
Custom	<b>BAD40 HC</b>	<b>1</b>	
Date:	Thursday, April 12, 2012	Sheet 18 of	108

4 DMI\_RXN[3:0]      

4 DMI\_RXP[3:0]      

4 DMI\_TXN[3:0]      


4 DMI\_TXP[3:0]      

The diagram illustrates the DMI bus structure, showing four main channels: RXN, RXP, TXN, and TXP. Each channel is represented by a vertical stack of four lines, with a red zigzag line indicating the data path. The channels are labeled as follows:


- DMI\_RXN0**
- DMI\_RXN1**
- DMI\_RXN2**
- DMI\_RXN3**
- DMI\_RXP0**
- DMI\_RXP1**
- DMI\_RXP2**
- DMI\_RXP3**
- DMI\_TXN0**
- DMI\_TXN1**
- DMI\_TXN2**
- DMI\_TXN3**
- DMI\_TXP0**
- DMI\_TXP1**
- DMI\_TXP2**
- DMI\_TXP3**

		FDI_TXN[7:0]	4
		FDI_TXP[7:0]	4

## Deep S4/S5 **Not** Supported





- 1.VccSUS3\_3 and VccDSW3\_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP\_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30




DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

The diagram shows the internal circuitry of the DSWODVREN pin. The pin is connected to ground through a network of resistors and capacitors. The network includes resistors R1917 and R1918, and capacitors 330KR2J-1.1-GP. The pin is labeled DSWODVREN and has a 'DY' symbol next to it. The ground connection is labeled RTC\_AUX\_S.




```
PM_RSMRST#
CRB : PL 10K
ANNIE : PL 100K
```



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Size A3	Document Number <b>BAD40 HC</b>	Rev <b>1</b>
Date: Thursday, April 12, 2012	Sheet 19 of 108	

## SSID = PCH












## SB 0923

SB 0923



PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

**PCH (SPI/RTC/LPC/SATA/HDA)**

Size

Document Number


**BAD40\_HC**

Rev


Date: Thursday, April 12, 2012

Sheet 21 of

108




**0908 SB**




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



	LVDS	eDP
EDP#_LVDS	H	L



```
VRAM Frequency
Pull high: 800MHZ
Pull low  :900MHZ
```




### VRAM Size





QCTF TEST PIN:  
A4,A44,A45,A46,A5,A6,B3,B47,  
BD1,BD49,BE1,BE49,BF1,BF49,  
BG2,BG48,BH3,BH47,BJ4,BJ44,  
BK5,BK54,BL6,BL64,BM7,BM74,  
BN8,BN84,BO9,BO94,CP1,CP14,  
CQ2,CQ24,CR3,CR34,CS4,CS44,  
CT5,CT54,CU6,CU64,CV7,CV74,  
CW8,CW84,CX9,CX94,CY0,CY04,  
CZ1,CZ14,DA2,DA24,DB3,DB34,  
DC4,DC44,DD5,DD54,DE6,DE64,  
DF7,DF74,DG8,DG84,DH9,DH94,  
DI0,DI04,DJ1,DJ14,DK2,DK24,  
DL3,DL34,DM4,DM44,DN5,DN54,  
DO6,DO64,DP7,DP74,DQ8,DQ84,  
DR9,DR94,DS0,DS04,DT1,DT14,  
DU2,DU24,DV3,DV34,DW4,DW44,  
DX5,DX54,DY6,DY64,DZ7,DZ74,  
EA8,EA84,EB9,EB94,EC0,EC04,  
ED1,ED14,EE2,EE24,EF3,EF34,  
EG4,EG44,EH5,EH54,EI6,EI64,  
EJ7,EJ74,EK8,EK84,EL9,EL94,  
EM0,EM04,EN1,EN14,EO2,EO24,  
EP3,EP34,EQ4,EQ44,ER5,ER54,  
ES6,ES64,ET7,ET74,EU8,EU84,  
EV9,EV94,EW0,EW04,EX1,EX14,  
EY2,EY24,EZ3,EZ34,FA4,FA44,  
FB5,FB54,FC6,FC64,FD7,FD74,  
FE8,FE84,FG9,FG94,FH0,FH04,  
FI1,FI14,FJ2,FJ24,FK3,FK34,  
FL4,FL44,FM5,FM54,FN6,FN64,  
FO7,FO74,FP8,FP84,FQ9,FQ94,  
FR0,FR04,FS1,FS14,FT2,FT24,  
FU3,FU34,FV4,FV44,FW5,FW54,  
FX6,FX64,FY7,FY74,FZ8,FZ84,  
GA9,GA94,GB0,GB04,GC1,GC14,  
GD2,GD24,GE3,GE34,GF4,GF44,  
GH5,GH54,GI6,GI64,GJ7,GJ74,  
GK8,GK84,GL9,GL94,GM0,GM04,  
GN1,GN14,GO2,GO24,GP3,GP34,  
GQ4,GQ44,GR5,GR54,GS6,GS64,  
GT7,GT74,GU8,GU84,GV9,GV94,  
GW0,GW04,GX1,GX14,GY2,GY24,  
GZ3,GZ34,HA4,HA44,HB5,HB54,  
HC6,HC64,HD7,HD74,HE8,HE84,  
HF9,HF94,HG0,HG04,HH1,HH14,  
HI2,HI24,HJ3,HJ34,HK4,HK44,  
HL5,HL54,HM6,HM64,HN7,HN74,  
HO8,HO84,HP9,HP94,HQ0,HQ04,  
HR1,HR14,HS2,HS24,HT3,HT34,  
HU4,HU44,HV5,HV54,HW6,HW64,  
HX7,HX74,HY8,HY84,HZ9,HZ94,  
IA0,IA04,IB1,IB14,IC2,IC24,  
ID3,ID34,IE4,IE44,IF5,IF54,  
IG6,IG64,IH7,IH74,IJ8,IJ84,  
IK9,IK94,IL0,IL04,IM1,IM14,  
IN2,IN24,IO3,IO34,IP4,IP44,  
IQ5,IQ54,IR6,IR64,IS7,IS74,  
IT8,IT84,IU9,IU94,IV0,IV04,  
IW1,IW14,IX2,IX24,IY3,IY34,  
IZ4,IZ44,JA5,JA54,JB6,JB64,  
JC7,JC74,JD8,JD84,JE9,JE94,  
JF0,JF04,JG1,JG14,JH2,JH24,  
JI3,JI34,IJ4,IJ44,JK5,JK54,  
JL6,JL64,JM7,JM74,JN8,JN84,  
JO9,JO94,JP0,JP04,JQ1,JQ14,  
JR2,JR24,JS3,JS34,JT4,JT44,  
JU5,JU54,JV6,JV64,JW7,JW74,  
JX8,JX84,JY9,JY94,JZ0,JZ04,  
KA1,KA14,KB2,KB24,KC3,KC34,  
KD4,KD44,KE5,KE54,KF6,KF64,  
KG7,KG74,KH8,KH84,KI9,KI94,  
KJ0,KJ04,JK1,JK14,KL2,KL24,  
KM3,KM34,KN4,KN44,KO5,KO54,  
KP6,KP64,KQ7,KQ74,KR8,KR84,  
KS9,KS94,KT0,KT04,KU1,KU14,  
KV2,KV24,KW3,KW34,KX4,KX44,  
KY5,KY54,KZ6,KZ64,LA7,LA74,  
LB8,LB84,LC9,LC94,LD0,LD04,  
LE1,LE14,LF2,LF24,LG3,LG34,  
LH4,LH44,LI5,LI54,LJ6,LJ64,  
LK7,LK74,LL8,LL84,LM9,LM94,  
LN0,LN04,LO1,LO14,LP2,LP24,  
LQ3,LQ34,LR4,LR44,LS5,LS54,  
LT6,LT64,LU7,LU74,LV8,LV84,  
LW9,LW94,LX0,LX04,LY1,LY14,  
LZ2,LZ24,MA3,MA34,MB4,MB44,  
MC5,MC54,MD6,MD64,ME7,ME74,  
MF8,MF84,MG9,MG94,MH0,MH04,  
MI1,MI14,MJ2,MJ24,MK3,MK34,  
ML4,ML44,MM5,MM54,MN6,MN64,  
MO7,MO74,MP8,MP84,MQ9,MQ94,  
MR0,MR04,MS1,MS14,MT2,MT24,  
MU3,MU34,MV4,MV44,MW5,MW54,  
MX6,MX64,MY7,MY74,MZ8,MZ84,  
NA9,NA94,NB0,NB04,NC1,NC14,  
ND2,ND24,NE3,NE34,NF4,NF44,  
NG5,NG54,NH6,NH64,NI7,NI74,  
NJ8,NJ84,NK9,NK94,NL0,NL04,  
NO1,NO14,NP2,NP24,NQ3,NQ34,  
NR4,NR44,NS5,NS54,NT6,NT64,  
NU7,NU74,NV8,NV84,NW9,NW94,  
NX0,NX04,NY1,NY14,NZ2,NZ24,  
OA3,OA34,OB4,OB44,OC5,OC54,  
OD6,OD64,OE7,OE74,OF8,OF84,  
OG9,OG94,OH0,OH04,OI1,OI14,  
OJ2,OJ24,OK3,OK34,OL4,OL44,  
OM5,OM54,ON6,ON64,OO7,OO74,  
OP8,OP84,OQ9,OQ94,OR0,OR04,  
OS1,OS14,OT2,OT24,OU3,OU34,  
OV4,OV44,OW5,OW54,OX6,OX64,  
OY7,OY74,OZ8,OZ84,PA9,PA94,  
PB0,PB04,PC1,PC14,PD2,PD24,  
PE3,PE34,PF4,PF44,PG5,PG54,  
PH6,PH64,PI7,PI74,PJ8,PJ84,  
PK9,PK94,PL0,PL04,PM1,PM14,  
PN2,PN24,PO3,PO34,PP4,PP44,  
PQ5,PQ54,PR6,PR64,PS7,PS74,  
PT8,PT84,PU9,PU94,PV0,PV04,  
PW1,PW14,PX2,PX24,PY3,PY34,  
PZ4,PZ44,QA7,QA74,QB8,QB84,  
QC9,QC94,QD0,QD04,QE1,QE14,  
QF2,QF24,QG3,QG34,QH4,QH44,  
QI5,QI54,QJ6,QJ64,QK7,QK74,  
QL8,QL84,QM9,QM94,QN0,QN04,  
QO1,QO14,QP2,QP24,QQ3,QQ34,  
QR4,QR44,QS5,QS54,QT6,QT64,  
QU7,QU74,QV8,QV84,QW9,QW94,  
QX0,QX04,QY1,QY14,QZ2,QZ24,  
RA3,RA34,RB4,RB44,RC5,RC54,  
RD6,RD64,RE7,RE74,RF8,RF84,  
RG9,RG94,RH0,RH04,RI1,RI14,  
RJ2,RJ24,RK3,RK34,RL4,RL44,  
RM5,RM54,RN6,RN64,RO7,RO74,  
RP8,RP84,RQ9,RQ94,RR0,RR04,  
RS1,RS14,RT2,RT24,RU3,RU34,  
RV4,RV44,RW5,RW54,RX6,RX64,  
RY7,RY74,RZ8,RZ84,SA9,SA94,  
SB0,SB04,SC1,SC14,SD2,SD24,  
SE3,SE34,SF4,SF44,SG5,SG54,  
SH6,SH64,SI7,SI74,SJ8,SJ84,  
SK9,SK94,SL0,SL04,SM1,SM14,  
SN2,SN24,SO3,SO34,SP4,SP44,  
SQ5,SQ54,SR6,SR64,SS7,SS74,  
ST8,ST84,SU9,SU94,SV0,SV04,  
SW1,SW14,SX2,SX24,SY3,SY34,  
SZ4,SZ44,TA7,TA74,TB8,TB84,  
TC9,TC94,TD0,TD04,TE1,TE14,  
TF2,TF24,TG3,TG34,TH4,TH44,  
TI5,TI54,TJ6,TJ64,TK7,TK74,  
TL8,TL84,TM9,TM94,TN0,TN04,  
TO1,TO14,TP2,TP24,TQ3,TQ34,  
TR4,TR44,TS5,TS54,TT6,TT64,  
TU7,TU74,TV8,TV84,TW9,TW94,  
TX0,TX04,TY1,TY14,TZ2,TZ24,  
UA3,UA34,UB4,UB44,UC5,UC54,  
UD6,UD64,UE7,UE74,UF8,UF84,  
UG9,UG94,UH0,UH04,UI1,UI14,  
UJ2,UJ24,UK3,UK34,UL4,UL44,  
UM5,UM54,UN6,UN64,UO7,UO74,  
UP8,UP84,UQ9,UQ94,UR0,UR04,  
US1,US14,UT2,UT24,UU3,UU34,  
UV4,UV44,UW5,UW54,UX6,UX64,  
UY7,UY74,UZ8,UZ84,VA9,VA94,  
VB0,VB04,VC1,VC14,VD2,VD24,  
VE3,VE34,VF4,VF44,VG5,VG54,  
VH6,VH64,VI7,VI74,VJ8,VJ84,  
VK9,VK94,VL0,VL04,VM1,VM14,  
VN2,VN24,VO3,VO34,VP4,VP44,  
VQ5,VQ54,VR6,VR64,VS7,VS74,  
VT8,VT84,VU9,VU94,VB0,VB04,  
VC1,VC14,VD2,VD24,VE3,VE34,  
VF4,VF44,VG5,VG54,VH6,VH64,  
VI7,VI74,VJ8,VJ84,VK9,VK94,  
VL0,VL04,VM1,VM14,VN2,VN24,  
VO3,VO34,VP4,VP44,VQ5,VQ54,  
VR6,VR64,VS7,VS74,VT8,VT84,  
VU9,VU94,VA0,VA04,VB1

**71.PANTH.00U**



PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)



Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable

ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT]
	LOW (R2211)- ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

**<Core Design>**

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	

**PCH (GPIO/CPU)**

**BAD40\_HC**

Size

Size	Document Number
------	-----------------


Custom **BA**

Date: Thursday, April 12, 2012



Sheet 22 of 108







SSID = PCH



<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**PCH (VSS)**

Size A3 Document Number **BAD40 HC** Rev **1**

Date: Thursday, April 12, 2012 Sheet 25 of 108



<Variant Name>







緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.




Title

***Clock(colay)***

Size A4	Document Number <b>BAD40 HC</b>	Rev <b>1</b>
------------	------------------------------------	-----------------









MODEL_ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
BAD50-HC	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
BAD40-HC	100.0 K	20.0 K	2.750 V	2.7591	< 2.875 V
BAD30-HC	100.0 K	33.0 K	2.481 V	2.4935	>= 2.363 V



SSID = Thermal

# Fan controller P2793


\*Layout\* 15 mil



ALERT# /T CRIT#  
Pull-up Resistor

R5	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T\_CRIT temperature strapping point



HR PX

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Thermal T7718/Fan Controller P2793</b>	
Size Custom	Document Number <b>BAD40 HC</b>
Date: Thursday, April 12, 2012	Sheet 28 of 108






AUDIO OP AMPLIFIER

<Variant Name>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Audio AMP</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>BAD40 HC</div>		<div>1</div>
<div>Date: Thursday, April 12, 2012</div>		<div>Sheet 30 of 108</div>	





(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>BAD40 HC</div>	Rev <div>1</div>
Date: Thursday, April 12, 2012		Sheet 33 of 108




reserve




HR

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
USB 3.0 Controller		
Size	Document Number	Rev
Custom	BAD40 HC	1
Date: Thursday, April 12, 2012		Sheet 35 of 108

# Power Sequence




## ANNIE Run Power









Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation





Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK






Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK





<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size

Document Number

BAD40\_HC

Rev

1

Date: Thursday, April 12, 2012

Sheet 38 of 108

[illegible][illegible]

The schematic diagram illustrates the internal architecture of the 0913 SB power management IC. Key components include:

- Internal Components:**
  - G3901:** A component at the top, possibly a voltage divider or sense amplifier, with pins 1 and 2.
  - AO4813-1-GP:** Three MOSFETs used for power switching, labeled PQ3901, PQ3902, and PQ3903.
  - PC3912 and PC3910:** Capacitors for input and output filtering, with values 10.0µF/25V/5K-GP and 10.0µF/25V/5K-GP respectively.
- External Components and Connections:**
  - BATT\_SENSE:** A sense input pin connected to a voltage divider.
  - CHGA and CHGB:** Charge enable pins.
  - BT+:** A pin for battery temperature sensing.
  - COMA and COMB:** Common mode input pins.
  - CHG\_PWRA and CHG\_PWRB:** Charge power pins.
  - DISA and DISB:** Discharge pins.
  - DCBATOUT:** The main battery output pin.
  - BATA+ and BATB+:** Battery input pins.


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>BATT CONN</b>			
Size A3	Document Number		Rev
	<b>BAD40 HC</b>		<b>1</b>
Date:	Thursday, April 12, 2012		Sheet 39 of 108






**SSID = CPU.Regulator**




<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title			
<b>VT1316+1317 CPU CORE(1/3)</b>			
Size	Document Number		Rev
A3	<b>BAD40 HC</b>		<b>1</b>
Date:	Thursday, April 12, 2012	Sheet 42 of	108









# RT8237 for 1D05V




1122 delete gap

```
SSID = PWR.Plane.Regulator_1p5v0p75v
```

## ***RT8207L for 1D5V***



SSID = PWR.Plane.Regulator\_1p8v



<Variant Name>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

DC CONVERTER 1D8V(RT8015A)

Size

Document Number

BAD40\_HC


Rev

1

Date: Thursday, April 12, 2012

Sheet 47 of 108

# TPS51461 for VCCSA





Design Current =6 A  
6.6A<OCP< 7.8A

SSID = VIDEO


INVERTER POWER

1122 SC del EDP&LVDS colay


## LVDS CONNECTOR



## Camera Power





1121 SC



SSID = VIDEO

## LCD POWER for ANNIE



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD Connector

Size  
A3


Document Number

BAD40 HC




Rev  
1

Date: Thursday, April 12, 2012

Sheet 49 of 108



## Pull High 5V Design on CRT Board CRT DDCDATA & DDCCLK level shift



<Variant Name>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CRT Connector**

Size

Document Number

**BAD40 HC**

Rev


**1**

Date: Thursday, April 12, 2012

Sheet 50 of 108




5	4	3	2	1
---	---	---	---	---





(Blanking)

<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>S-VIDEO</b>			
Size A4	Document Number		Rev
	<b>BAD40 HC</b>		<b>1</b>
Date: Thursday, April 12, 2012		Sheet 53 of	108

(Blanking)


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>BAD40 HC</div>	Rev <div>1</div>
Date: Thursday, April 12, 2012		Sheet 54 of 108

SSID = User.Interface

# ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ITP**

Size  
A4

Document Number

**BAD40 HC**


Rev  
**1**

Date: Thursday, April 12, 2012




Sheet 55 of 108

**SSID = SATA**

## SATA HDD Connector



## ODD Connector



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page

**HDD/ODD**

Size

Document Number

## BAD40 HC

Rev

Date: Thursday, April 12, 2012

Sheet 56 of


108

*reserved*


<Variant Name>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>E-SATA/USB CHARGER</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>Custom</div>	<div>BAD40 HC</div>		<div>1</div>
<div>Date:</div>	<div>Thursday, April 12, 2012</div>		<div>Sheet 57 of 108</div>







## Speaker Connector



**MIC IN**



## Internal Microphone



**<Variant Name>**

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

Size

Size	Document Number
Custom	<b>B</b>
Date:	Thursday, April 12, 2012

Date \_\_\_\_\_

Date: Thursday, April 12, 2012

ack

Size	Document Number
------	-----------------

Custom ☐

Date: Thursday, April 12, 2012



HC

AC	She
----	-----


Rev
-----

108

SSID = LOM




SB 092





106 10M/100M/1G\_LED#\_SYS

106 LAN\_ACT\_LED#\_SYS



22.10177.J21  
2nd = 22.10177.J51









SSID = USB

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB Power SW</div>		
Size <div>A4</div>	Document Number <div>BAD40 HC</div>	Rev <div>1</div>
Date: Thursday, April 12, 2012		Sheet 61 of 108



<Variant Name>			
		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>USB 3.0 Port</b>			
Size	Document Number		Rev
A3	<b>BAD40 HC</b>		<b>1</b>
Date:	Thursday, April 12, 2012		Sheet 62 of 108


SSID = User.Interface  
Bluetooth Module conn.

*reserved 1216*

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Bluetooth</b>			
Size A4	Document Number <b>BAD40 HC</b>		Rev <b>1</b>
Date: Thursday, April 12, 2012		Sheet 63 of	108

# Finger printer




<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	BAD40 HC	1
Date: Thursday, April 12, 2012		Sheet 64 of 108

## SSID = Wireless

### ***Mini Card Connector(802.11a/b/g/n)***



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**MINICARD(WLAN)/ITP CONN**

Size

Document Number

**BAD40\_HC**


Rev

Date: Thursday, April 12, 2012

Sheet 65 of 108

SSID = Wireless

Mini Card Connector(3GLAN)



<Variant Name>


<b>緯創資通</b>		
<b>Wistron Corporation</b>		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>3G</b>		
Size	Document Number	Rev
Custom	<b>BAD40 HC</b>	<b>1</b>
Date:	Thursday, April 12, 2012	Sheet 66 of 108

*reserved*


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
mSATA		
Size	Document Number	Rev
A4	BAD40 HC	1
Date: Thursday, April 12, 2012		Sheet 67 of 108


Power button LED




Power STDBY\_LED



Battery LED2(DC\_BATFULL)




Battery LED1(CHARGE)




0302 -1 Del PWR BTN

Caps Lock LED




SATA HDD LED




1107 SC Del BXD PWR LED


Top light



0202 SD



Top light







SSID = KBC

SB 0919 change PN for Layout

## Internal KeyBoard Connector




## Finger Printer 0.5 pitch





Pin No.	Define
1	ESD ground
2	USB D- Signal
3	USB D+ Signal
4	GND
5	NC
6	3.3V Power pin

## TOUCH PAD 1.0 pitch



## Rubber Dome 1.0 pitch




### COMPONENT - BOTTOM VIEW

J1 PIN ASSIGNMENT:  
PIN1 : TP\_L  
PIN2 : TP\_R  
PIN3 : GND  
PIN4 : PS2\_CLK  
PIN5 : PS2\_DAT  
PIN6 : VDD

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hei Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Key Board/Touch Pad</b>		
Size Custom	Document Number <b>BAD40 HC</b>	Rev <b>1</b>
Date: Thursday, April 12, 2012 Sheet 69 of 108		







<Variant Name>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title</p> <p><b>Dubug connector</b></p>		
Size A4	Document Number <b>BAD40 HC</b>	Rev <b>1</b>
Date: Thursday, April 12, 2012	Sheet 71 of 108	

(Blanking)




<Variant Name>			
		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>BAD40 HC</b>		<b>1</b>
Date:	Thursday, April 12, 2012		Sheet 72 of 108

(Blanking)

<Variant Name>			
		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>BAD40 HC</b>		<b>1</b>
Date:	Thursday, April 12, 2012		Sheet 73 of 108

# SD/XD/MS Card Reader

**SSID = SDIO**




<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
<b>CARD Reader CONN</b>		
Size	Document Number	Rev
A4	<b>BAD40 HC</b>	<b>1</b>
Date:	Thursday, April 12, 2012	Sheet 74 of 108

**SSID = ExpressCard**


**DIP階** For Expresscard socket



+1.5V\_CARD Max. 650mA, Average 500mA.  
+3.3V\_CARD Max. 1300mA, Average 1000mA  
+3.3V\_CARDAUX Max. 275mA




Place them Near to Chip



**NewCard**

Place them Near to Connector



## NewCard

**NewCard**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page				

### ***New Card***

Size  
A3

	Document Number
--	-----------------

**BAD40\_HC**

Rev	1
-----	---

Date: Thursday, April 12, 2012

Sheet 75 of 108

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

BAD40 HC

Rev

1

Date: Thursday, April 12, 2012

Sheet 76 of 108

<Variant Name>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**BAD40 HC**

Rev  
**1**

Date: Thursday, April 12, 2012

Sheet 76 of 108






(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>BAD40 HC</div>	Rev <div>1</div>
Date: Thursday, April 12, 2012		Sheet 78 of 108

## Free Fall Sensor

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



```
*CS="H"; mode="I2C"
CS="L"; mode="SPI"
```

緯創資通

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

## Free Fall Sensor

## BAD40 HC

Sheet 79 of 108

1

(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>BAD40 HC</div>	Rev <div>1</div>
Date: Thursday, April 12, 2012		Sheet 80 of 108

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

BAD40 HC

Rev





1

Date: Thursday, April 12, 2012

Sheet 81 of 108

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
<div>Reserved</div>	
Size A4	<div>Document Number</div> <div>BAD40 HC</div>
	<div>Rev</div> <div>1</div>
Date: Thursday, April 12, 2012	
Sheet 81 of 108	



<Variant Name>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size

Document Number

Rev

Custom

BAD40\_HC

1

Date:

Thursday, April 12, 2012

Sheet

82

of

108









300ohm@100MHz ESR=0.25ohm

3.3V +/- 5%  
120mA  
(See NV DG)

220ohm@100MHz ESR=0.05

1.05V +/- 5%  
15mA  
(See NV DG)

300ohm@100MHz DCR=0.02

180ohm@100MHz ESR=0.15 DCR=0.09

Near GPU.

Table 15.3 Resistance Mapping to Hex Values

Resistor Values	Pull-up to VDD	Pull-down to GND
5k	1000	0000
10k	1001	0001
15k	1010	0010
20k	1011	0011
25k	1100	0100
30k	1101	0101
35k	1110	0110
45k	1111	0111

25Kohm 5Kohm 10Kohm 30Kohm  
64.24925.6DL 64.49915.6DL 64.10025.6DL 64.30025.6DL

NVIDIA TABLE

	Hynix 2G 0110 128M*16*8 900MHZ	Hynix 1G 0010 64M*16*8 900MHZ	Samsung 1G 0011 64M*16*8 900MHZ	Samsung 2G 0111 128M*16*8 900MHZ
ROM_SI	34.8Kohm 64.34825.6DL	15Kohm 64.15025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL

Table 111. Display Link to SORX\_EXPOSED Bit Mapping

Displays	DVI/HDMI/DP	LVDS	eDP	Not in Use
Dual Link Mode	IFPA/B IFPC IFPD IFPE/F	SOR1_EXPOSED = 0 SOR1_EXPOSED = 1 SOR2_EXPOSED = 1 SOR3_EXPOSED = 1	SOR0_EXPOSED = 0 SOR2_EXPOSED = 0 SOR2_EXPOSED = 0 SOR3_EXPOSED = 0	SOR0_EXPOSED = 0 SOR1_EXPOSED = 0 SOR2_EXPOSED = 0 SOR3_EXPOSED = 0
Split Mode	IFPA/B IFPC IFPD IFPE	SOR1_EXPOSED = 1 SOR2_EXPOSED = 1 SOR3_EXPOSED = 1 SOR0_EXPOSED = 1	SOR2_EXPOSED = 0 SOR2_EXPOSED = 0 SOR2_EXPOSED = 0 SOR0_EXPOSED = 0	SOR1_EXPOSED = 0 SOR2_EXPOSED = 0 SOR3_EXPOSED = 0 SOR0_EXPOSED = 0

Strap3

	DEVID	ROM-SCLK	Strap2
N13P-GL-A1	0x0DE9	0010 PD 15K	1001 PU 10K
N13P-GS-ES-A1	0x0FDB	1000 PU 4.99K	1011 PU 20K
N13P-GS-A1	0x0FD2	1000 PU 4.99K	0010 PD 15K

For N13P-GS-A1

Strap Pin Name	Logical strapping name bit#1	Logical strapping name bit#2	Logical strapping name bit#3	Logical strapping name bit#4
ROM_SCLK	PCL_DEVID[4]	SUB_VENDOR	PCL_DEVID[5]	PEX_PLL_EN_TER_#1
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[2]	RAMCFG[0]
Hynix 2G	0	1	0	0
ROM_SO	FB[0]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	USER[2]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADC7Q[3]	3GIO_PADC7Q[2]	3GIO_PADC7Q[1]	3GIO_PADC7Q[0]
STRAP2	PCL_DEVID[3]	PCL_DEVID[2]	PCL_DEVID[1]	PCL_DEVID[0]
STRAP3	SOR2_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCI_SPEED_CHANGE_GEN3	PCH_MAX_SPEED	DP_PLL_VDD33V

0308 -1




Table 15.8 User Straps

User[3:0]	Type	Resolution	Sync	Notes
0000	XGA	1024 x 768	-/-	
0001	XGA	1024 x 768	+/-	
0010	WXGA	1280 x 1024	-/-	
0011	WXGA+	1400 x 1050	-/-	
0100	UXGA	1600 x 1200	+/-	
0101	QXGA	2048 x 1536	+/-	Reduced Blanking
0110	WXGA+	1400 x 1050	-/-	
0111	SVGA	800 x 600	+/-	
1000 - 1100	-	-	-	Customer defined (Default)
1111	-	-	-	EDID is used


Strap0

<Cave Design>


緯創資通 Wistron Corporation  
33F, No. 56, Sec. 1, Nong 7th Rd, Nong 7th, Taipei, Taiwan, R.O.C.

GPU POWER(45)  
BAD40\_HC  
Date: November, 2014 Ver: 1.0

## 1



**VRAM = Hy2GX8,Sam1GX8,,Hy1GX8,Sam512X4,Sam2Gx8**  
***FB CMD mapping Mode D-N12x***



1D5V\_VGA\_S0

VRAM3


K8 VDD  
K2 VDD  
N1 VDD  
B2 VDD  
D9 VDD  
G7 VDD  
R1 VDD  
N9 VDD  
A8 VDDQ  
A1 VDDQ  
C1 VDDQ  
C9 VDDQ  
D2 VDDQ  
E9 VDDQ  
F1 VDDQ  
H9 VDDQ  
H2 VDDQ

VREFDQ  
VREFCA  
ZQ



H1  
M8  
L8

VRAM3 VREF

VRAM\_ZQ3




VRAM = Hy2GX8,Sam1GX8,,Hy1GX8,Sam512X4,Sam2Gx8



FB CMD mapping Mode D-N12x

VRAM SAMSUNG 1Gb VR.1GB0B.006  
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005  
VRAM HYNIX 2Gb VR.2GB0G.001



1D5V\_VGA\_S0

VRAM4


K8 VDD  
K2 VDD  
N1 VDD  
B9 VDD  
D9 VDD  
G7 VDD  
E1 VDD  
N9 VDD  
A8 VDDQ  
C1 VDDQ  
C9 VDDQ  
D2 VDDQ  
E9 VDDQ  
F1 VDDQ  
H9 VDDQ  
H2 VDDQ

VREFDQ  
VREFCA  
ZQ

H1  
M8  
L8


VRAM4 VREF

VRAM\_ZQ4



DIS\_PX\_Muxless

VRAM = Hy2GX8,Sam1GX8,,Hy1GX8,Sam512X4,Sam2Gx8








&lt;Core Design&gt;

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	GPU-VRAM3,4 (2/4)		
Size	Document Number	Rev	
Custom	BAD40_HC	1	
Date:	Thursday, April 12, 2012	Sheet 89	of 108





CLOSE TO THE MEMORY


DIS\_PX\_Muxless  
VRAM = Hy2GX8,Sam1GX8,Hynix1GX8,Sam2GX8  
VRAM SAMSUNG 1Gb VR.1GB0B.006  
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005  
VRAM HYNIX 2Gb VR.2GB0G.001








## +3VS to 3.3V\_DELAY Transfer




## 1D5V\_VGA\_S0



## 1D8V\_S0 to 1D8V\_VGA\_S0

1125 SC Del Q9306



1D8V\_S0\_NV = IFPA\_IOVDD & IFPB\_IOVDD, it should be the latest ramp up rail.

<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DISCRETE VGA POWER**

Size

Document Number

**BAD40\_HC**


Rev

**1**


Date: Thursday, April 12, 2012

Sheet 93 of 108


LVDS








SEL->L(X=nX0),H(X=nX1)  
SEL1 Control A-H  
SEL2 Control DDC1,DDC2





Panel BL brightness/Power En/BL En



# CRT DDCDATA & DDCCLK



SSID = SDIO





















































**Check test point**

303V\_S0 1 AFTP1  
303V\_AUX\_S0 1 AFTP7  
303V\_S5 1 AFTP8  
303V\_S5 1 AFTP9  
5V\_S5 1 AFTP10  
19.27 PM\_PWRBTN 1 AFTP12  
27.36,107 S5\_ENABLE 1 AFTP12  
5,16,27,31,32,36,65,69,71,75,82,83,105 PLT\_RST 1 AFTP13

**-1. 4/11 H\_CPUVPRGD**

**Test Point放在Dimm Door打開可量測處**



<Variant Name>

**緯創資通 Wistron Corporation**


21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: **UNUSED PARTS/EMI Capacitors**

Size: **BAD40 HC**

Date: 17/05/12, April 12, 2012 Sheet: 97 of 138


Power Sequence



# Intel-Power Up Sequence


(AC mode)


red word: KBC GPIO



(DC mode)

red word: KBC GPIO






**Power Shape**




HR PX




PCH SMBus Block Diagram




KBC SMBus Block Diagram



# Thermal Block Diagram






# Audio Block Diagram







H--->Port B



1128 SC for EMI



1128 SC for EMI



<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **BOTTOM DOCKING**



Size A3 Document Number **BAD40 HC** Rev **1**

Date: Thursday, April 12, 2012 Sheet 104 of 108




# 1201 SC

## 1206 SC swap for layout




# LAN switch



Function	SEL	
to X0	L	SYSTEM
to X1	H	DOCK

<Variant Name>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LAN SWITCH		
Size	Document Number	Rev
A3	BAD40 HC	1
Date:	Thursday, April 12, 2012	Sheet 106 of 108



# USB charger @ USB30 BD

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>USB Charger/ 5V S5</b>		
Size A4	Document Number <b>BAD40 HC</b>	Rev <b>1</b>
Date: Thursday, April 12, 2012	Sheet 107 of	108

reserve

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB2 HUB AU6256**

Size

Document Number

**BAD40\_HC**

Rev

**1**

Date: Thursday, April 12, 2012

Sheet 108 of 108